Notice of References Cited Application/Control No. | Applicant(s)/Patent Under Reexamination NAGASAKI, KOICHI Examiner | Art Unit | Page 1 of 1

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|--|-----------------|---------------|----------------|
| * | Α | US-4,895,606 A | 01-1990 | Jafri, Ashraf | 148/25 |
| * | В | US-6,103,967 A | 08-2000 | Cauchy et al. | 136/201 |
| | С | US- | | | |
| | D | US- | | | |
| | Е | US- | | | |
| | F | US- | | | |
| | G | US- | | ADF | |
| | Н | US- | | | |
| | - | US- | | | |
| | 7 | US- | | | |
| | Κ | US- | | | |
| | L | US- | | | |
| | М | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|--|-----------------|---------|------|----------------|
| | N | | | | | |
| | 0 | | | | | |
| | Р | | | | AVF | |
| | α | | | | | |
| | R | | | | | |
| | s | | | | | |
| | Т | | | | | |

NON-PATENT DOCUMENTS

| | HONTALLITE | | | | |
|---|------------|--|--|--|--|
| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) | | | |
| | U | Zhu, N., Thermal Impact of Solder Voids in the Electronic Packaging of Power Devices, 15th IEEE SEMI-THERM Symposium, 1999, pgs 22-29. | | | |
| | ٧ | Lau, J., Erasmus, S., Pan, S., Effects of Voids on Bump Chip Carrier (BCC++) Solder Joint Reliability, 2002 Electronic Components and Technology Conference, May 28-31 2002, pgs 992-1000. | | | |
| | w | ADF | | | |
| | х | | | | |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.